I. INTRODUCTION
A S the communication bridge between different power rails, floating-voltage level shifters are used to shift the potential of control signals from circuits powered by lowvoltage (LV) power rails to the potential of circuits with floating power and ground rails. A particularly challenging application with high on-chip power-rail slew rates and strict delay demands is in a gate driver IC for the driving of two power semiconductor devices in a bridge leg, as used in switchedmode power supplies. Fig. 1(a) illustrates such an application, producing an output voltage "SW." The slew rate of the switch-node voltage, and hence on-chip power supplies, is typically on the order of volts per nanosecond. This is set to increase with the introduction of new power devices such as GaN high-electron mobility transistors, which promise to reduce switching losses. In practice, the floating low voltage is usually connected to the SW node [1] , [2] , or clamped by the SW node [3] with a diode or by V DDH with resistors [4] . V SSH swings from around V SSL to DC_Link, whereas the differential voltage between V DDH and V SSH remains constant. Delay is also critical, since it affects the timing resolution of the output channels. represents an on-chip system, where the highside device is a pMOS, and a floating-voltage level shifter is working as the predriver of the half-bridge circuits [5] - [8] . In this circuit topology, V DDH and V SSH are typically biased to constant potentials; therefore, power-rail slew capability is not required; however, low-power, low-delay, and small layout area are important. In [5] and [6] , V SSH is biased with an extra voltage source, but Park et al. [7] and Khorasani et al. [8] employ a diode or diode-connected pMOS to clamp V SSH to within a fixed voltage from V DDM .
In this brief, we introduce a new floating-voltage level-shifter design, capable of tolerating 30 V/ns of V SSH slew, while offering data latency of just 370 ps. This design combines several of the positive features of the reviewed literature and demonstrates an overall better tradeoff between latency, layout area, and power consumption and offers significantly improved immunity to slew of its power rails. The relevant literature is summarized in the next section.
II. REVIEW OF FLOATING-VOLTAGE LEVEL SHIFTERS
Three types of floating-voltage level shifters are illustrated in Fig. 2 . Their operation is based on the LV clamping technique of their output V OUT . Red dashed boxes show isolation areas provided by deep n-wells. Fig. 2(a) shows the conventional LV to high-voltage (HV) level shifter [6] . This level shifter uses cascaded HV nMOS to protect and clamp the LV input transistors, and HV pMOS to protect and clamp the output floating LV transistors. As graphically analyzed in [9] , this class of floating-voltage level shifters has a large propagation delay and occupies a large layout area. The level shifter presented in [9] makes significant improvements in these aspects, but at the 1549-7747 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. expense of additional complexity and a control signal to set the initial state, which may not be suitable in some applications. Fig. 2 (b) shows a second type of floating-voltage level shifter [8] . This topology uses diode-connected floating LV pMOS transistors to clamp the potential at nodes N1 and N2 to one gate-to-source voltage drop (V GS ) below the floating HV rail V DDH . This clamping technique allows the level shifters in [8] to operate at high speed, but the drawback is continuous power dissipation due to the alternate turn on of HNM1 and HNM2. A third kind of floating-voltage level shifter [3] is illustrated in Fig. 2 (c). It uses narrow pulse triggers as input signals to decide the output state. This level shifter has low-power dissipation, a simple circuit, and a small layout area. However, this circuit uses diodes with their anodes connected to the floating LV rail V SSH to clamp the potential at nodes N1 and N2. This clamping technique leads to the V OUT swing in Fig. 2 
, where V F is the forward diode voltage. This V OUT exceeds safe operating limits of the following circuit, which reduces device lifetime and induces reliability problems. The level shifter in [10] also has this problem. The pulse trigger method is also used in [4] and [5] with resistors clamped by V DDH . The output swing can be controlled by the value of the load resistor and the pulse current. However, the choice of resistor value leads to a tradeoff between latency and power dissipation.
III. BASIC DESIGN OF THE FLOATING-VOLTAGE LEVEL SHIFTER

A. Design Approach
In Section II, it is shown that: 1) it is advantageous to employ the diode-connected pMOS clamp of the level shifter in Fig. 2(b) , and 2) that the pulse-triggered technique is simple and consumes low power. It is therefore desirable to merge these two aspects into one design.
The gate-voltage clamping circuit (see left in Fig. 3 ) clamps the gate voltage, so that V G = V DDH − |V GS |. When V IN goes high, a current I IN will flow through PM1 and HNM1 to ground. Its mirrored and level-shifted current I OUT triggers the output latch, thus providing fast current-driven level shifting.
In this method, the diode-connected pMOS PM1 has two functions, i.e., clamping its gate voltage and detecting the input HV pulse. The current mirror circuit copies the input current information, and the latch circuit captures the output state accurately.
B. Realization
The basic floating-voltage level shifter circuit is shown in Fig. 4 . The first stage is the pulse generator. On each transition of an input signal, only one path triggers, and a pulse is produced at either IN1 or IN2. On the rising edge of IN, IN1 pulses high once, switching HNM1 on, with PM2 mirroring the current flow through PM1, pulling up node N2. As the voltage at node N2 exceeds the trigger voltage of the latch composed of Inv 1 and Inv 2 , N1 is thus set to V SSH . The positive feedback of the latch accelerates node N2's rise to V DDH . Simultaneously, the output states at nodes N1 and N2 are maintained. Then, output OUT will be held at V DDH , even when HNM1 turns off at the end of the IN1 pulse. Thus, a rising edge on the input signal triggers the latch to lock N2 to V DDH and N1 to V SSH . To change the state of N1 and N2, a falling edge can be applied to the input. This results in a pulse signal at node IN2, triggering a similar sequence via HNM2, PM4, and PM3, pulling N1 to V DDH and forcing OUT to V SSH .
C. Propagation Delay Analysis and Device Sizing
We subdivide the IN-to-OUT signal delay into components t 1 to t 4 defined in Fig. 4 . The intrinsic delay t 1 of HNM1 and HNM2 is minimized by using the minimum channel width and length (5/0.2), while providing 0.9 mA of drain current when triggered. This presents the minimum load to the pulse generator, thus minimizing its delay t 2 . The main advantage of the presented topology over reported level shifters is the reduction of the level-shifting delay t 3 = t 3a + t 3b due to the use of a current mirror. Using G 1 as an example, t 3a is the time taken to charge the gate of PM1 from V DDH to V DDH − V TH , as follows:
where V TH is the gate voltage threshold. The second component t 3b is the time that I PM1 and I PM2 take to rise from zero to the value that triggers the latch. PM1 in the saturation region
The resistance R G1 seen from node G 1 to the power rail is
(3) The simplifying assumption that R G1 is constant leads to
The gate capacitance
Under the assumption that R G1 is the resistance seen when V GS(PM1) = V GS1 , the single pole is
Setting V GS1 = 2V TH = 0.8 V, this simplifies to
where f T is the unity current gain frequency.
From (4) and (6), we see the high bandwidth of the current mirror. The choice of minimum channel length for PM1 and PM2 leads to the maximum possible f T and the minimum I PM2 settling time. As C 1 is proportional to channel area, the channel width of PM1 and PM2 is chosen so that V GS of PM1 is near 1.8 V when HNM1's drain current I d1 is 0.9 mA, which, in turn, was determined by HNM1's dimensions. This guarantees the minimum C 1 and hence t 3a . I PM2 is used to trigger the latch composed of Inv 1 and Inv 2 . The delay t 4 is the sum of latch and Inv 3 delay. The choice of device size for the latch is a tradeoff between speed and reliability. Smaller sizes reduce the required trigger current but are more susceptible to triggering by slewrate-induced parasitic current. With this consideration, the pMOS width of 0.4 times of that of PM1 is chosen, and the nMOS size is chosen to have the same current ability of the pMOS. The postlayout simulation delay from IN to OUT is 391 ps, with t 1 /t 2 /t 3 /t 4 = 84/100/44/163 ps when V SSH = 12 V.
IV. OPTIMIZED LEVEL SHIFTER FOR POWER CONVERTER APPLICATIONS
A. Limitations of the Basic Design
The floating level shifter in Section III gives a better tradeoff between speed, power dissipation, and layout area than the level shifters in Fig. 2 . However, specifically for the deployment in power conversion applications, three areas for further improvement are identified.
1) Symmetry of Rising and Falling Propagation Delays:
A lack of symmetry can lead to data-dependent jitter, and thus, a symmetric design is desirable. The cause of asymmetry is that the rising edge signal path is via IN1, N2, and the latch composed of Inv 1 and Inv 2 , whereas the falling edge path is via IN2 and N1.
2) Immunity to dV SSH /dt Slewing: The basic level shifter could be used in the high-side driver of a half-bridge circuit, as shown in Fig. 1(a) . The voltage rail V SSH will have high dV /dt slewing, potentially disrupting the level shifter's operation. Consider Fig. 4 , in the case where HNM1 and HNM2 are both off, and the voltages at N1 and N2 are V SSH and V DDH , respectively. When V SSH rises, currents I d1 and I d2 will charge parasitic capacitors C 2 and C 4 , with I PM2 and I PM3 mirroring the charging current. Since V ds of PM2 is near zero, I PM2 is also near zero, and the voltage at N2 is held at V DDH . However, the voltage at N1 is pulled up by I PM3 . A highenough value of I PM3 will cause OUT to erroneously change to V SSH . Postlayout simulations show rising edges failing to propagate with V SSH slew rates ≥15 V/ns.
Negative dV /dt of V SSH has no effect on the level shifter. In this event, C 2 and C 4 discharge currents flow via PM1 and PM4, with G1 and G2 clamped to V DDH + V F where V F is the forward voltage drop of the bulk-to-source parasitic diodes of PM1 and PM4. The effect is to ensure that PM2 and PM3 remain turned off; thus, no changes occur at N1 or N2.
3
) Balancing the Delay Against the Need to Avoid HighResistance Nodes-Current Mirror Mismatch:
Taking node G 1 as an example: When HNM1 is off, G 1 becomes a highresistance node and is more easily disturbed by noise or transient currents. C 1 discharges through the drain-to-source current of PM1. When C 1 voltage falls below the threshold voltage of PM1, the discharge current reduces to the very small subthreshold value of PM1. If there is a mismatch between the thresholds of PM1 and PM2, with V TH(PM2) < V TH(PM1) , this will prolong the time that PM2 conducts, leading to higher power consumption. Such a mismatch also results in higher current in PM2 during mirroring operation. Fig. 5 shows an optimized floating HV level shifter, which addresses the three issues outlined in Section IV-A. The current mirror architecture is improved while ensuring ultralow propagation delay. Asymmetry is addressed and V SSH slew immunity improved by adding n-type current mirrors (in the dark dashed boxes).
B. Improved Design
The AND gates in the pulse generator block are carefully designed to guarantee that the time delays from IN to IN1 and IN2 are matched. To reduce the impedance of the node and the impact of current mirror mismatch, resistors R1-R4 are added between the gates of the current mirror transistors and the power rails.
1) Rise/Fall Symmetry Optimization: On a rising edge at input IN, nodes N2 and N1 are pulled up and down by PM5 and NM2, respectively. On the falling edge, N1 and N2 will be pulled up and down with the same principle. This optimization removes the need to consider the propagation delay of the latch, equalizing T R and T F at the faster speed of the two shown for the original circuit in Fig. 4 .
2) V SSH Slew Immunity Improvement: Here, slewing of V SSH mirrors a parasitic current to PM5 and PM6, and NM2 and NM3. If the initial state of N1 is V SSH , PM6 will pull up N1, but NM2 will pull down N1, at the same time. The voltage at N1 will greatly reduce, and OUT remains high.
3) Reducing High-Resistance Node and Current Mirror Mismatch Problems: When HNM1 and HNM2 are off, nodes G 1 and G 2 (shown in Fig. 5 ) are high resistance. R1-R4 provide low-resistance paths from V DDH and V SSH to the gates of PM1-PM6 and NM1-NM4. At node G 1 , for example, upon HNM1 turning off, R1 supports the subthreshold drain current in PM1 in discharging C 1 and reducing V GS(PM1) . This speeds up the decay of the subthreshold currents in PM1, PM2, and PM5. The resistor values are 300 kΩ, which leads to a small efficiency cost due to current through the resistor when the current mirror is triggered; this is greatly outweighed by reducing the static current. Larger values increase static current and susceptibility to noise, whereas lower values reduce the trigger current and thus speed.
V. SIMULATION AND EXPERIMENTAL RESULTS
A. Experimental Method
The proposed level shifter is fabricated with the AMS 180-nm HV process. The level-up and level-down shifters are configured as a ring oscillator, following the method in [9] , to measure propagation delays. A 256-times divider permits offchip measurement of the oscillation period T OSC . The delay is then given by T AVE = T OSC /(4 · 256). A square output is reliably generated after a propagation delay of approximately 370 ps, whereas more rounded internal pulses trigger HNM1 and HNM2. These pulses also represent almost all of the circuit's current consumption, which peaks at 1.6 mA for a maximum duration of 0.4 ns. A corner simulation provides ±50 ps around a 370-ps mean.
B. Postlayout Simulation and Measurement Results
In Fig. 7 , postlayout simulated data are provided for the basic level shifter (dashed lines) and the optimized level shifter (solid lines). Measured data points from the fabricated optimized level shifter are shown without lines. The figure shows the rising (T R ) and falling (T F ) propagation delays, and the energy consumption per transition (E T ), versus the floating LV V SSH . Here, the load on a level-up shifter's output is the input of a level-down shifter, which has an input capacitance of 13 fF.
For the basic level shifter, the propagation delay drops to around 400 ps (rise) and 360 ps (fall) as V SSH increases from 0 to 4 V. T R is greater than T F since it also includes the latch response time. Increases in V SSH cause a linear increase in the per-transition energy. This is because the HV nMOS trigger currents stay almost constant, whereas V DDH increases linearly, and consumption is related to shoot-through current.
The optimized level shifter's simulated rising edge delay is seen to have been reduced by around 30 ps and is almost the same as the falling edge delay at each V SSH biasing condition.
The optimized level shifter's measured propagation delays T AVE are below 380 ps from a V SSH of 4 V, and below 370 ps from 8 to 20 V. T AVE correlates well with the simulated values. Compared with the performance of the original level shifter, E T increases by about 20% when V SSH is 0 V but is nearly the same when V SSH is 20 V. Improvements in three performance aspects are achieved at the cost of at most 20% more power dissipation. Fig. 8 shows simulated switching at 30 V/ns, with node N1's initial state being V SSH .
When N1 is at V SSH , V DS of NM2 is zero; thus, it has no pull-down ability. With the voltage at N1 pulled to higher than V SSH by PM6, the pull-down current through NM2 increases. The final result is that the voltage at N1 is pulled up to V SSH +550 mV, due to the fast slew of V SSH . The same effect happens at N2, whose voltage is pulled down to V DDH − 400 mV. Therefore, the optimized level shifter improves immunity to fast slewing in V SSH to 30 V/ns, as compared with less than 15 V/ns for the basic level shifter in Fig. 4 .
C. Discussion
All the issues of the basic level shifter in Section III have been addressed. Further parallel pull-down nMOS could be added to reduce the delay at the expense of additional power consumption, slew-rate capability, and layout area. The circuit layout measures 53.4 μm × 90.8 μm with an active area of 0.0043 mm 2 . Table I shows the level shifter's performance, exceeding those summarized in Section II, using the figure of merit (FOM) of [9] . This FOM includes technology scaling for delays but does not reflect power dissipation. FOM * , incorporating per transition energy E T , reflects both speed and power consumption and is suitably scaled for process node [11] . The level shifter's FOM * is similar to the simulated results in [10] and 2.4× better than the measurements in [9] .
VI. CONCLUSION
This brief has presented a novel floating-voltage level-shifter design method that offered symmetric propagation delays of 370 ps over a large range of operating voltage alongside 30-V/ns power-rail slewing immunity in 180-nm applicationspecified IC technology. The level shifter avoids continuous current flow and does not use HV pMOS transistors, thereby saving significant layout area.
The design combines the benefits of an energy-saving pulsetriggered input, a high-bandwidth current mirror, and a full latch to stabilize the output state, while minimizing the adverse effects of possible current mirror mismatch.
Measured delays are 340-370 ps for a level-shift range of 8-20 V, and 520 ps at 0-V level shifting. Postlayout simulation puts the energy consumption at 2.6 pJ/bit at 4 V and 7.2 pJ/bit at 20 V, with near symmetric rise and fall delays.
Delay performance is validated with measured results and postlayout simulations. Detailed discussions of optimizations for the symmetry of output rise and fall delays, power rail dV /dt slew immunity, and tolerance of process variation mismatch are given, presenting a designer with a family of designs, according to requirement.
